

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 February 2001 (08.02.2001)

PCT

(10) International Publication Number
WO 01/10117 A1

(51) International Patent Classification: **H04N 5/335**

(21) International Application Number: **PCT/IL00/00455**

(22) International Filing Date: **30 July 2000 (30.07.2000)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:
60/145,961 **29 July 1999 (29.07.1999)** **US**

(71) Applicant (for all designated States except US): **VISION - SCIENCES INC.** [US/US]; 40 Ramland Road South, Orangetown, NY 10962 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **STARK, Moshe** [IL/IL]; HaRimonim Street 9, 40500 Even Yehuda (IL).

(74) Agent: **EITAN, PEARL, LATZER & CO-HEN-ZEDEK**; Gav Yam Center 2, Shenkar Street 7, 46725 Herzlia (IL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **MULTI-PHOTODETECTOR UNIT CELL**



(57) Abstract: A multi-cell cluster (12) which includes a plurality of light-detecting unit cells (14) and a single charge-integration and readout circuitry (27). Typically, each of the cells produces charge representative of the detected light. The circuit may be shared by the plurality of unit cells, and used to read-out the charge in real-time. The cluster (12) may also include a switch associated with each unit cell, such that each switch connects its associated unit cell to the circuit. The switch may also be controlled in a time-multiplexing manner. Each unit cell may include a photodetector (22), a photodiode, or a photogate. The circuit may include a shared storage device, a shared reset circuit, or a readout circuit (27). Typically, the shared storage device may be for accumulating the charge in the focal plane. The here-above described apparatus facilitates either static or dynamic, either local or global image resolution/sensitivity tradeoffs.

WO 01/10117 A1

MULTI-PHOTODETECTOR UNIT CELL

FIELD OF THE INVENTION

The present invention relates to image sensor cell array architecture
5 generally and, in particular, to a multi-photodetector unit cell and control thereof.

BACKGROUND OF THE INVENTION

Image sensors have traditionally used either photodiodes, either alone or
in combination with active transistor element, or charge couple device (CCD)
technology. For the last thirty years CCD has been the dominant image sensor
10 technology.

The CCDs have many advantages, such as small pixel size, high
sensitivity, and the ability to generate high-fidelity images. They also have many
disadvantages, such as special manufacturing process requirements, high
power dissipation, inability to integrate on the same chip additional functionality
15 such as driving the processing, and complicated control circuitry. Furthermore,
CCDs are manufactured by just a few manufacturers, and are not broadly
accessible by independent design houses.

One of the emerging competing technologies, Complementary Metal
Oxide Semiconductor (CMOS)-process-based active pixel sensor (APS)
20 technology, promises low power, ability to integrate on the same chip the sensor
and control circuitry, ability to form huge sensor arrays etc. One of the main
goals to be accomplished in the APS design is a small pixel, comparable in size
to the one accomplished with CCDs, with a high signal to noise ratio. This is
difficult since the APS unit cell incorporates several active transistors. The
25 signal-to-noise ratio requirement, dictates the collection of as many
photon-generated electrons as possible over the integration capacitor. This
requires long integration time for weak photocurrents, and sizable capacity
pixel-space-consuming capacitors.

Considerable research efforts have been directed towards reduction of
30 the APS pixel size, and improvements in fill factor and quantum efficiency.
Example of such are described in D. Scheffer et al., "Random addressable 2048

X 2048 active pixel image sensor," *IEEE Trans. Elec. Dev.* Vol. 44, no. 10, October 1997, pp. 1716-1720, and in Y. Iida et al., "A 1/4-inch 330k square pixel progressive scan CMOS active pixel image sensor," *IEEE JSSC*, Vol. 32, no. 11, November 1997, pp. 2042-2047.

- 5 The following is a partial listing of non-standard and standard technology alternatives used to achieve the above mentioned improvements.

Non-standard Technologies

Because standard technology fails to support special new applications, ample of research effort has been put in to the development of non-standard
10 technology.

Amorphous silicon photoconductor, photodiode, or phototransistor: This endeavor produces a reduced unit cell size and improved fill factor through photodetector vertical integration on top of the active readout circuit.. The quantum efficiency is close to 100%, and the dark current is lower in comparison
15 to the dark current accomplished with the single-crystal material. However, due to material charge trapping and structure irregularities, the amorphous silicon based photodetectors suffer from high fixed pattern noise (FPN). Backside-illuminated photodetectors: In this technology, whether CCDs or APS-based, the sampling and readout is located on the front side, and the
20 photodetector occupies the backside of the image sensor. The image sensor is illuminated from its backside. Therefore, the fill factor, and quantum efficiency of nearly 100%, can be accomplished.

However, in order to produce the backside-illuminated photodetector, a process known as wafer thinning is required, which is a complex, expensive
25 process. Therefore, backside-illuminated image sensors are employed for very specialized scientific and aerospace cost-insensitive applications. Furthermore, wafer thinning results in substantial crystalline irregularities nearby the wafer's surface and in a substantial excess noise due to surface recombination. Charge modulation devices (CMD): The CMD is distinguished by its simple structure.
30 Due to its simple structure (a single transistor) very small pixels are achievable. This facilitates the implementation of huge-format arrays. However, the CMD

image sensors are less sensitive to shorter wavelengths of light and require a specialized fabrication process.

Standard CMOS Processes

5 A lot of effort goes into research directed at the implementation of high-performance image sensors using a standard CMOS process for fabrication. This direction is of primary importance, since it promises low fabrication costs for on-chip cameras with readily available technology. Constructing high-quality APS image sensors takes the following directions:

10 Passive photodiode-detector image sensors: These image sensors use photodiodes as the sensing elements. Passive photodiode-based pixel elements were investigated in the 1960s. These pixels are very simple; they incorporate a single diode and a single transistor. The passive pixel design allows the highest fill factor for a given pixel size, or the smallest pixel size for a given fill factor.

15 However, this approach is limited by the relatively high readout noise. Also, the passive unit cell directly drives a full column-capacitance in the image sensor array. Since this capacitance is directly proportional to the number of column pixels, this limits the readout speed and results in significant readout noise. Therefore, the passive pixel approach is not well suited to the design of large-format image sensors.

20 Active-pixel photodiode-based image sensors: Photodiode-based APS image sensors feature a high quantum efficiency for the red, the green and even for the blue-wavelength photons. The name "active pixel sensor" originates from its having at least one active transistor incorporated in every unit cell. The transistor performs an amplification or buffering function.

25 There are many types of active circuits. The simple ones incorporate up to three transistors in the unit cell. The APS photodetectors are limited in their fill factor per fixed unit cell size, or are limited in the minimum cell size per fixed fill factor. It is a major objective to reduce the overall unit cell complexity, to accomplish high-resolution, a high fill factor and a high quantum efficiency.

30 Interestingly enough, small pixels result in a reduced readout noise and speed improvement, due to a reduced column capacitance. Although designs

with a minimal number of transistors and very small pixels have been reported (5.6 X 5.6 μm), these designs also feature a very small fill factor (15.8%).

Active-pixel photogate-type image sensors: The basic concept behind this circuit is to combine the sensing and charge storage functions. The front-side light-illuminated transistor collects charge proportional to light-intensity below the gate. At the readout time, the charge collected and stored below the photogate is transferred to the floating diffusion node. The floating diffusion is tied to the source follower circuit input. The source follower buffers the floating diffusion from the high capacitance array column.

Overall, the photogate pixel design incorporates five transistors including the photogate sensing/charge-storage device. The low readout noise and lack of image lag demonstrated by the photogate structure have stirred a lot of interest and have resulted in significant research effort directed at the improvement of the photogate-based design. Relatively small pixels have been developed (10 X 10 μm using the 0.5 μm CMOS process technology). However, this approach demonstrates however low quantum efficiency for the blue light wavelength photons, which are absorbed by the polysilicon-plated photogate.

In order to overcome this problem, some engineering compromises are made and APS-based sensors that combine the photogate and the photodiode design have been invented. This design uses photogate sites to collect the red and the green wavelength photons and photodiode sites to collect the blue wavelength photons.

Multi-Resolution

The ability to modify the image sensor's resolution is defined as multi-resolution. The application of multi-resolution has been justified by the ability to trade high resolution for the increase of the video frame rate and the image processing. Far more important, the multi-resolution approach makes it possible to trade the resolution for signal-to-noise ratio. This is especially crucial in low light conditions, when the electrical signal proportional to the light intensity may be quite weak. This results in a noisy, low-quality image. Sometimes it is preferable to get a lower resolution but less-noisy image.

One of the methods used, as described by S. Kemeny et al: "CMOS Active Pixel Sensor Array with Programmable Multiresolution Readout", JPL, California Institute of Technology, Pasadena CA 91109 USA, 1994, and by R. Paniacci et al: "Programmable multiresolution CMOS active-pixel sensor ", SPIE Vol. 2654, trades resolution for speed. The method is based upon pixel signal block averaging. The described method is complicated, and does not yield a better signal-to-noise ratio.

The second method, as described by Zhimin Zhou et al: "Frame-Transfer CMOS Active Pixel Sensor with Pixel Binning", IEEE Trans. Elec. Dev., Vol. 44, No. 16, Oct. 1997, pp. 1764 – 1768, enables the summation of the accumulated charge in several pixels. The accumulated charge summation is performed first by sampling the charge accumulated during charge integration into a memory cell, and second, by summing up the transferred charge on vertical and horizontal charge integration amplifiers (CIAs).

Since, the charge summation is linear, while the noise sums up as a square root of the noise energies, the pixel charge summation yields an improvement in the signal-to-noise ratio.

SUMMARY

It is an objective of the present invention to provide a CMOS image sensor architecture that produces a substantially optimal combination of sensitivity and signal-to-noise ratio, along with relatively high fill factor. There is therefore provided, in accordance with an embodiment of the present invention, a multi-cell cluster that may include a plurality of light-detecting unit cells and a circuit. Typically, each of the cells produces charge representative of the detected light. The circuit may be shared by the plurality of unit cells, and used to read-out the charge in real-time.

The cluster may also include a switch associated with each unit cell, such that each switch connects its associated unit cell to the circuit. The switch may also be controlled in a time-multiplexing manner. Each unit cell may include either a photodetector, a photodiode, or a photogate. The circuit may include a shared

storage device, a shared reset circuit, or a readout circuit. Typically, the shared storage device may be for accumulating the charge in the focal plane

There is further provided, in accordance with an embodiment of the present invention, a sensing array including a multiplicity of clusters, sampling
5 lines and sensing lines. The clusters may include a plurality of unit cells and a circuit. The unit cells may detect light, and produce charge representative of that light. The circuit may be shared by the unit cells and may control the operation of the unit cells. The circuit may also accumulate the charge. Each sampling line may be connected to a row of clusters for sampling the
10 accumulated charge in the row. Each sensing line may be connected to a column of clusters for sensing the sampled charge present in the columns. The sampling and the sensing lines may also carry programming signals for controlling the plurality of unit cells.

There is also provided, in accordance with an embodiment of the present
15 invention, a method for operating an image sensor. The method includes the steps of integrating charge from one or more unit cells of a cluster and, during the step of integrating, summing charge from at least one of the unit cells in the focal plane. The method may also include reading out the summed charge. One or more of the unit cells may be preprogrammed unit cells, and the step of
20 reading out may include reading out the summed charge in real time.

The step of integrating may include the step of integrating in a time-multiplexing manner, or may include the step of integrating charge from each unit cell separately. Alternatively, the step of integrating may include the step of simultaneously integrating charge from two or more of the unit cells, or
25 may include the step of simultaneously integrating charge from all of the unit cells in the cluster. The method may include the step of combining the readout into a single image.

The method may further include the step of dynamically controlling selection of the number of unit cells for the step of charge integrating, and this
30 step of dynamically controlling may include the step of selecting the number of unit cells depending on the light conditions. All of the steps may be performed in real-time.

Also included in the method may be the step of improving the signal-to-noise ratio of the image sensor by increasing the number of cells in the step of charge integrating. This is done in order to linearly increase the amount of summed charge while the noise increases moderately as a square root function. The method may further include a step of improving the resolution of the image sensor by reading-out each cell separately, in a time-multiplexing manner.

BRIEF DESCRIPTION OF THE DRAWINGS

10 The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which:

Fig. 1 illustrates an active pixel sensor (APS) image sensor architecture implemented on a monolithic piece of a semiconductor material, constructed and operative in accordance with a preferred embodiment of the present invention;

15 Fig 2 is a schematic illustration of a four-photodetector unit cell based upon a direct injection (DI) circuit and is used with the architecture of Fig. 1;

Fig 3 is a schematic illustration of a four-photodetector unit cell similar to that of Fig. 2 and operational with opposite polarity signals;

20 Fig. 4 is a schematic illustration of an alternative four-photodetector unit cell based upon N-channel type photogate transistors;

Fig. 5 is a timing diagram of individual control signal timing sequences when implemented with the architecture illustrated in Fig. 1;

25 Fig. 6 is a timing diagram of control signal timing sequence for simultaneously sampled horizontal photodetector pairs;

Fig. 7 is a timing diagram of control signal timing sequence for simultaneously sampled vertical photodetector pairs; and

Fig. 8 is a timing diagram of control signal timing sequence for simultaneously sampled photodetector quadrants.

30

DETAILED DESCRIPTION OF THE PRESENT INVENTION

The present invention discloses a multi-resolution sensor, which utilizes time multiplexing to vary charge summation of a cluster of unit cells. The clusters are supported by shared simple circuitry, which implements the charge collection and time multiplexing, thus eliminating the need for complicated charge summation circuitry. The novel multi-resolution sensor enables implementation of smaller pixel size and improved pixel fill factor. Furthermore, the present method enables selection of a per-scene-illumination optimal compromise between the image sensor's resolution on the one hand and signal-to-noise and sensitivity on the other.

Structure of Sensor 10

Reference is now made to Fig. 1, an illustration of an active pixel sensor (APS) 10 comprising an array 8, a line decoder 16, and a sense amplifiers/readout multiplexer 18. Array 8 comprises a multitude of multi-photodetector clusters 12. Each cluster 12 comprises n unit cells 14.

Array 8 further comprises a multitude of column-sense lines, designated ColSense 1 to H , and a multitude of read-row lines, designated RdRw 1 to V . Each line carries associated signals, i.e. the read-row lines RdRw carry read-row signals RdRw. Charge integration, or exposure, of unit cells 14 is controlled by an associated integration signal Int carried by an integration line, designated Int. The clusters 12 are arranged in array 8 in H -columns by V -rows.

In the embodiment illustrated, the read-row line RdRw is shared between the unit cells 14 in adjacent rows, such as in rows i , and $i+1$, and is therefore double-indexed. Similarly, the column-sense line ColSense $_{j,j+1}$ is shared between photodetector cells connected to columns j and $j+1$, and is also double-indexed. This pairing of elements provides additional space saving benefits.

Structure of the Clusters 12

Reference is made to Fig. 2, a schematic diagram of one possible embodiment for cluster 12 and useful in understanding the present invention. Each unit cell 14 comprises an associated photodetector 22 and an associated

transistor 24. Typically the operations of cluster 12 are based on direct injection circuitry.

5 In the exemplary description herein, clusters 12 comprise four unit cells 14, generally designated 14A to 14D. However, it is noted that clusters 12 could comprise alternative pluralities of unit cells 14, such as 8 or 16 pixels, and still comply with the principles of the present invention. For purposes of clarity herein, unit cells 14A to 14D and their associated elements are designated A – D, accordingly.

10 Via the present novel architecture, the integration charge as accumulated by the group of unit cells 14 is summed up either individually or in any combination, thus offering the ability to select an optimal balance between resolution and signal-to-noise ratio / sensitivity. Operation of cluster 12 is described hereinbelow.

15 Within cluster 12, all of the four unit cells 14 are clustered to share a single reset/readout circuit 27. Circuit 27 comprises a reset transistor 26, an integration capacitor 28, and a readout transistor 30. This reduces on average by a factor of four the number of readout transistors per single transistor 24, and contributes to a smaller pixel pitch, and/or a greater fill factor per unit cell 14, and/or a larger integration capacitor.

20 It is thus noted that clusters 12 provide the advantage of being relatively simple with space savings resulting from two measures: shared charge-integration/readout circuitry and shared readout/sense lines.

The present novel architecture can be used in conjunction with other nonstandard and standard technologies and circuit design techniques.
25 Furthermore, photodetector clustering can be applied to any type of APS type image sensor any type of an active circuit, which results in a pixel pitch reduction and fill factor improvement. Similarly, the present invention can be used with any semiconductor manufacturing process. For the particular embodiment depicted in Fig. 2, transistors 24, are of P-channel type due to the
30 selected signal polarity and the process. However, occasionally due to other considerations, N-channel transistors are selected to perform the common gate amplifier function.

An example of such is depicted in Fig. 3, to which reference is now made. Fig. 3 illustrates an alternative cluster 112 comprising unit cells 114. In contrast to Fig. 2, the unit cells 114 of Fig. 3 comprise N-channel transistors 104 which perform the same associated function as that performed by transistors 24 of Fig. 2. Elements similar to those in Fig. 2 are similarly referenced and will not be explained further. Reference is now made to an alternative embodiment of clustered unit cells, Fig. 4, which illustrates a four-photogate cluster 212. Elements similar to those described above are similarly numbered and will not be described further.

Cluster 212 comprises four unit cells 214, reset transistor 26, buffer 108 and readout transistor 30. Each such unit cell 214 comprises an associated photogate sensors 102 and N-channel type transistors 104,

Similar to the principle described hereinabove in connection with Figs. 2 and 3, the four photogates 102, share the single, reset, source follower buffer 108, and the readout transistor 30, which reduces the average number of transistors per photogate sensor 102.

It is noted that although only 3 embodiments of the present invention are presented herein, other combinations of unit cells and shared circuitry, such as, for example, photogates and P-channel transistors, fall within the principles of the present invention.

Operation of Sensor 10

Referring again to Fig. 1, sensing of an image on the level of sensor 10 is as follows: A series of associated integration signals Int are applied to clusters 12, driving charge integration therein. Charge is accumulated in an integration capacitor (not shown in Fig. 1), typically proportional to the charge-integration time and to the local light intensity.

Operation of Clusters 12

Referring again to Fig. 2, the operations of cluster 12 are as described below. It is noted that the operations for clusters 112 and 212 (Fig. 3 and 4, respectively) are similar and are included within the principles described below. Except where different, operations of clusters 112 and 212 will not be described further.

Operation Cycle

The sequence of the Fig. 2 image sensing and readout cycle on the level of cluster 12 is as follows: The cycle starts by driving the reset signal Rst, thus causing the reset transistor 26 to conduct and capacitor 28 to flush any residue charge originating in the previous cycle.

Photodetectors 22, being exposed to light, transmit associated photocurrents I_{ph} , generally designated I_{ph-A} to I_{ph-D} . The associated integration signals Int-A to Int-D, respectively, are applied to their associated transistors 24, opening the associated transistors 24, thus allowing flow of photocurrent I_{ph} from the associated photodetectors 22.

Transistor 24, acting as a common gate amplifier, isolates the associated photodetector 22 from capacitor 28, and provides photocurrent I_{ph} unaffected by the voltage changes in the capacitor 28. Transistors 24 additionally transduce the photocurrent I_{ph} from the photodetector 22 into the capacitor 28.

The charge integration cycle is terminated when the integration signal Int signal goes high, cutting off the associated transistors 24 and restricting flow of photocurrent I_{ph} . Read-row signal RdRw goes high, causing readout transistor 30 to conduct and read out the accumulated charge on integration capacitor 28. Conduction of readout transistor 30 enables the capacitor 28 to transfer the accumulated charge over the column sense line ColSense to a sense amplifier (not shown). The cycle is then repeated, starting with flushing of the capacitor 28.

It is noted that transistor 26 is optional, since the reset function can be alternatively performed through the readout transistor 30. It is further noted that for some readout circuits, the residue charge left on capacitor 28 may be negligible; however, preferably the residue charge is flushed prior to the next integration sub-cycle.

Sub-cycles

The image sensing cycle comprises equal length sub-cycles. Each sub-cycle comprises reset, charge integration and readout for the associated unit cell 14. Therefore, there is one sub-cycle for unit cell 14A, one sub-cycle for unit cell 14B, and so on, for a total of 4 sub-cycles.

It is noted that depending on the setting of cluster 12, it is possible to program the duration and the number of the sub-cycles. This programming capability allows varying the duration and content of the sub-cycles by varying the charge integration sampling of the unit cells 14. It is thus also possible to vary the number of sub-cycles per cycle.

As an example, each of the four unit cells 14 can be individually sampled (individual sub-cycle) for a total of 4 sub-cycles per cycle. Alternatively, the four unit cells 14 can be sampled in pairs (dual sub-cycle) for a total of 2 sub-cycles per cycle. Furthermore, all four unit cells 14 can be sampled simultaneously (simultaneous sub-cycle) for a total of 1 sub-cycle per cycle.

Each sampling rate provides different levels of resolution and sensitivity. The highest resolution but lowest sensitivity is achieved with individual sub-cycles, and the lowest resolution and highest sensitivity is achieved with simultaneous sub-cycles.

It is noted that if cluster 12 were to comprise more unit cells 14, such as 6 or 8 or 16, the number of sub-cycles and resultant imaging performances would vary accordingly.

Still referring to Fig. 2, the following is a model of exemplary operation of individual sub-cycles (separate sampling of each unit cell 14). The integration signals Int-B, Int-C, and Int-D signals are driven high, cutting off photocurrent flow from transistors 24B to 24D. Meanwhile, integration signal Int-A is pulled to the V_{bias} voltage or low level, allowing transistor 24A to conduct. Photocurrent I_{ph-A} flows from photodetector 22A through the associated transistor 24A, and is accumulated in capacitor 28. Integration signal Int-A signal then goes high, cutting off the transistor 24A. The accumulated charge on capacitor 28 is then read-out.

The next sub-cycle is then executed, this time with integration signals Int-A, Int-C, and Int-D being driven high, and integration signal Int-B pulled to low, and so on for unit cells 14C and 14D, until all four unit cells 14 have completed their respective sub-cycle and the sampling and readout of the entire image sensor 10 is complete.

It will be apparent to those skilled in the art that by controlling the timing of the integration signals Int-A to Int-D it is possible to allow one or more transistors 24 to conduct simultaneously, and thus one or more associated unit cells 14 can be read out simultaneously. As an example, for dual-sub-cycles the associated integration signals Int-A and int-B are simultaneously activated, and therefore the photocurrents from unit cells 14A and 14B are simultaneously summed up. This reduces the spatial resolution by a factor of two in one direction and improves the signal-to-noise ratio by $\sqrt{2}$ and sensitivity by a factor of 2.

As another example, for simultaneous sub-cycles the associated integration signals Int-A to Int-D are simultaneously activated, and the photocurrents from all four-unit cells 14 are simultaneously summed up. This reduces the spatial resolution by a factor of two in each direction but significantly improves the signal-to-noise ratio and sensitivity.

Thus, the application of the present photodetector clustering invention provides efficient multiresolution function along with the ability to tradeoff resolution versus sensitivity, and vice versa.

Reference is now made to Fig. 4 and the operations of cluster 212. In contrast to the above example, each photogate 102 accumulates its charge on its own associated capacitor (not shown). Therefore, since all the photogates 102 may collect charge, the charge-integration time is not compromised as the result of time-multiplexed sampling/readout. Cluster 212 is also capable of multiresolution, as described hereinbelow with reference to Figs. 5 – 8; however, for cluster 212 the integration time is fixed. The improvement in the signal-to-noise ratio is proportional to the number of simultaneously sampled photogates. The resolution is reduced by the same factor.

Timing Diagrams

Reference is now made to Fig. 5, a timing diagram depicting individual sub-cycles for each of the four-unit cells 14, and useful in understanding the operation of the embodiment depicted in Fig. 2.

It is noted that the depicted signal polarities are exemplary and, if reversed, would be applicable to the embodiment depicted in Fig. 3. Additionally

noted in reference to Fig. 5, elements similar to those previously described are similarly designated and will not be discussed in further detail.

For purposes of clarity in the explanation of the following figures, reference to an activity performed by a specific element is denoted with a subscript letter, while explanations of general activities are sans subscript. As an example, photocurrent I_{ph} from transistor 22A is denoted as photocurrent I_{ph-A} , while photocurrent for general explanation purposes is denoted as photocurrent I_{ph} .

Fig. 5 depicts four sub-cycles, labeled T_A , T_B , T_C and T_D , respectively. During each sub-cycle T , the associated unit-cell 14 runs through an entire cycle of reset, sampled and read out. For example, during sub-cycle T_A , photodetector 22A is reset, sampled and read out, and so on.

Fig. 5 additionally depicts the timing of the reset signal Rst , the four integration signals $Int-A$ to $Int-D$, a capacitor photocurrent I_C , a capacitor voltage V_C , and the four read-row signals $RdRW_{A-D}$ respectively.

The cycle depicted in Fig. 5 starts at point 42 with sub-cycle T_A . At point 42 reset signal Rst is pulled to high, causing discharge of integration capacitor 28. It is noted that when reset signal Rst is high, all the other signals (Integration and ReadRow) are low.

As depicted by point 44, the reset signal Rst also drives capacitor 28 into a deep depletion state, as noted by drop of capacitor voltage V_C . The Reset signal Rst then goes low, switching off transistor 26.

Shortly after, all the integration signals $Int-A$ to $Int-D$ are pulled high, disconnecting photodetectors 22 from capacitor 28 for a brief period, as designated by period 46.

Charge integration sub-period T_{int-A} starts when the integration signal $Int-A$ levels to voltage V_{bias} , causing transistor 24A to operate as a common gate preamplifier, allowing photocurrent I_{ph-A} from photodetector 22A to flow into the capacitor 28 for a charge integration sub-period T_{int-A} . It is noted that concurrently, integration signals $Int-B$ to $Int-D$ remain high, restricting flow from photodetector 22B to 22D.

Thus, since photocurrent I_{ph} flows only from transistor 22A, during charge integration sub-period T_{int-A} , the capacitor photocurrent I_c is equal to photocurrent I_{ph-A} . Additionally, assuming that the integration capacitor 28 is linear and does not vary with voltage, the capacitor's voltage V_c rises linearly in time, as noted by slope 48.

Thus, $I_c = I_{ph-A}$ and $V_c = V_{C-A}$

The end of integration sub-period T_{int-A} is designated by peak voltage V_{C-A} . Completion of the integration sub-period T_{int-A} is followed by a readout period T_{rd-A} . Readout is performed sequentially, line after line in the array and is controlled by the readout signals $RdRw_{1,2}$, $RdRw_{3,4}$, ..., $RdRw_{V-3,V-2}$, $RdRw_{V-1,V}$, which activate sampling of the accumulated charge in the capacitor 28.

Sampling of the integration capacitor 28 flushes the capacitor, as depicted as drop 50, although some small residue charge may still be left on the capacitor 28, as depicted by level 52.

Sub-cycle T_B then starts, commencing again with the reset signal Rst being pulled to high, causing discharge of capacitor photocurrent I_c from integration capacitor 28. Steps as performed for sub-cycle T_A are repeated for sub-cycle T_B through T_D , with the appropriate signals for the associated unit cells 14.

Typically, the integration period T_{int} and readout period T_{rd} for all the photodetectors 22 in cluster 12 is identical, unless the image sensor enables individual tuning of the charge integration time for each unit cell 14. Thus sub-cycle $T_A = T_B = T_C = T_D$ and the entire image sensor sampling/readout cycle T is $(4 \times T_A)$.

Alternative timing for charge-integration samplings is possible. Reference is now made to Fig. 6, which depicts dual sub-cycles of simultaneous sampling of photodetectors 22A and 22B, followed by simultaneous sampling of photodetectors 22C and 22D. Elements similar to those described above are similarly numbered and will not be described further.

For the instance illustrated in Fig. 6, the capacitor photocurrent $I_c = I_{ph-A} + I_{ph-B}$, and if the photocurrents I_{ph-A} to I_{ph-D} are identical, then $I_c = 2I_{ph-A} = 2I_{ph-D}$. Additionally, dual sub-cycle periods $T_{A+B} + T_{C+D} = T_A + T_B + T_C + T_D$.

As depicted in Fig. 6, the length of dual-readout sub-periods T_{Rd-A+B} is roughly equivalent to individual readout period T_{Rd-A} . Thus the result net time left for the dual-integration sub-period $T_{Int-A+B}$ is longer, resulting in a much larger capacitance voltage V_c , where $V_c = V_{C-A+B}$.

5 Reference is now made to Fig. 7, an illustration of simultaneously sampling of photodetectors 22A and 22C, followed by photodetectors 22B and 22D. The results of the sampling for Fig. 7 are similar to those achieved from the sampling illustrated in Fig. 6.

10 Reference is now made to Fig. 8, an illustration of sampling of all four photodetectors 22 simultaneously. This sampling method results in the highest sensitivity but the lowest resolution. Calculations of signal-to-noise ratios and integration time are located in the Appendix.

Sensor Applications

15 As is apparent to one skilled in the art, the resolution and signal-to-noise ratio as produced by the embodiment illustrated in Fig. 5 is not equivalent to that depicted in Fig. 6. Since the signal-to-noise ratio improves as a square root of the integration time while the integration time more than doubles (due to halved readout time for the same frame rate), and the photocurrent signal more than doubles in Fig. 6 as compared to Fig. 5, the dual signal-to-noise ratio improves by
20 more than $\sqrt{2}$ times for the dual integration than for the individual signal-to-noise ratio.

 In contrast, since photodetectors 22A and 22B are in the same row while photodetectors 22C and 22D are in the next row below, the sampling sequence illustrated in Fig. 6 results in a reduced horizontal resolution. Thus for dual
25 sub-cycles, while the signal-to-noise ratio improves, it is at the cost of reduced resolution.

 In the time diagram of Fig. 7, photodetectors 22A and 22C are in the same column, while photodetectors 22B and 22D are in the next column to the right, resulting in reduced vertical resolution and improved signal-to-noise ratio.

30 Finally, in Fig. 8, simultaneous sub-cycles result in half the resolution in the horizontal direction as well as in the vertical direction. However, the signal-to-noise ratio is greatly improved.

Thus, by analyzing the operations of Figs. 5 - 8, it is possible to appreciate that the present invention provides the ability to select the appropriate resolution and signal-to-noise ratio for the relevant application.

5 It will be appreciated by those skilled in the art that many of the prior art technologies can be used in conjunction with the present invention. As an example, backside-illuminated image sensors, when combined with a multi-photodetector unit cell, enables implementation of smaller pixels.

It will be appreciated by persons skilled in the art that the present invention is not limited to what has been particularly shown and described hereinabove.

10 Rather the scope of the present invention is defined only by the claims that follow:

APPENDIX

Equations

The tradeoff between resolution and signal-to-noise ratio is explained in the following series of equations. The photocurrents I_{ph} as summed-up in capacitor is:

$$(1) \quad I_c = \sum_{j=0}^{K-1} I_{ph-j}$$

and current noise I_n sums up as:

$$(2) \quad i_n = \left(\sum_{j=0}^{K-1} i_{n-j}^2 \right)^{1/2}$$

where,

- 10 I_c is the total current charging the capacitor at once,
 I_{ph-j} is the individual current flowing from the j -th photodetector into capacitor,
 i_n is the total, current noise originating from photodetector,
 i_{n-j} is the j -th photodetector current noise, and
 K is the number of the simultaneously conducting photodetectors.

- 15 It is noted that the above formula assumes that the photodetector originated noise is dominant, while other types of noise sources, such as the reset noise and $1/f$ noise originating from the switching transistor, are negligible.

If the signal-to-noise ratio is defined as:

$$(3) \quad \frac{S}{N} = \frac{I_c}{i_n}$$

- 20 and provided that all the photodetectors sink the same photocurrent I_{ph} , and generate the same noise during the charge integration period, and assuming that other noise sources are negligible, then

$$(4) \quad \left(\frac{S}{N} \right)_K = \frac{S}{N} \times \frac{1}{\sqrt{K}}$$

- 25 for thermal noise, where S/N is the signal-to-noise ratio for a single photodetector charging the integration capacitor, and $(S/N)_K$ is the signal-to-noise ratio, when K photodetectors are simultaneously charging the integration capacitor.

Thus, as an example, if $K = 4$ and the charge integration time is kept constant, the signal-to-noise ratio improves by a factor of 2.

Typically, under normal conditions, photocurrent I_{ph} is very small and the transistor operates in the weak inversion region. Provided that the integration capacitor is linear and does not vary with voltage, then:

$$(5) \quad I_c = I_{ph}$$

$$(6) \quad V_c = \frac{I_c}{C_i} \times t$$

where I_c is the current from the capacitor and t is the integration sub-period. For instances where t equals integration sub-period T_{int} , the capacitor voltage V_c level is,

$$(7) \quad V_c = \frac{I_c}{C_i} \times T_{int}$$

Furthermore, if T_A is the sub-cycle of photodetector A,

T_{int-A} is the integration period for photodetector A,

T_{rd-A} is the readout time for photodetector A.

Then,

$$(8) \quad T_A = T_{int-A} + T_{rd-A}$$

Since typically the integration period T_{int} and readout period T_{rd} for all the photodetectors in the cluster is identical, then for sub-cycle time T ,

$$(9) \quad T_A = T_B = T_C = T_D$$

and the entire image sensor sampling/readout cycle T is:

$$(10) \quad T = 4XT_A$$

By substituting equation (10) into equation (8), it is found out that per photodetector, the maximum individual integration sub-cycle $T_{int-max-individual}$ is

$$(11) \quad T_{int-max-individual} = \frac{T}{4} - T_{rd}$$

and the maximum dual integration sub-cycle $T_{int-dual}$ per photodetector is more than doubled in comparison to the maximum individual integration sub-period T_{int} .

$$(12) \quad T_{\text{int-max-dual}} = \frac{T}{2} - T_{rd}$$

By evaluating equation (4), it is noted that when going from individual sub-cycles to dual sub-cycles, the signal-to-noise ratio improves as a square root of the integration time, and the photocurrent signal is doubled. If equation (4) and (12) are solved, and the signal-to-noise ratio for dual sub-cycles is solved for then:

$$(13) \quad \left(\frac{S}{N} \right)_{\text{dual}} = 2 \times \sqrt{\frac{\frac{T}{2} - T_{rd}}{\frac{T}{4} - T_{rd}}} \times \left(\frac{S}{N} \right)_{\text{individual}}$$

When all the four-photodetector currents I_{ph} are summed up simultaneously on the integration capacitor the result is half the resolution in the horizontal direction, as well as in the vertical direction. However, the signal-to-noise ratio is greatly improved, as following

$$(14) \quad \left(\frac{S}{N} \right)_{\text{all-combined}} = 4 \times \sqrt{\frac{\frac{T}{2} - T_{rd}}{\frac{T}{4} - T_{rd}}} \times \left(\frac{S}{N} \right)_{\text{individual}}$$

Example 1: If $T = 33.33$ msec, $T_{rd} = 4$ msec, the dual signal-to-noise ratio is 3.4 times better than the individual signal-to-noise ratio.

Example 2: If $T = 33.33$ msec and $T_{rd} = 4$ msec, the signal-to-noise ratio for all the photodetectors summed up simultaneously is 10.4 times better than for the instance where it is done on an individual basis.

Claims

1. A multi-cell cluster comprising:
a plurality of light detecting unit cells, each said cell producing charge
5 representative of said detected light; and
a circuit shared by said plurality of unit cells, said circuit for reading-out
said charge in generally real-time.
2. A cluster according to claim 1, and also comprising a switch associated
with each said unit cell, each said switch connecting its associated unit cell to
10 said circuit, each said switch being controlled in a time-multiplexing manner.
3. A cluster according to claim 1, wherein each said unit cell comprises one
of the following: a photodetector, a photodiode, or a photogate.
4. A cluster according to claim 1, wherein said circuit comprises a shared
storage device for accumulating said charge in the focal plane.
- 15 5. A cluster according to claim 1, wherein said circuit also comprises a shared
reset circuit.
6. A cluster according to claim 1, wherein said circuit also comprises a shared
readout circuit.
7. A sensing array comprising:
20 a multiplicity of clusters, said clusters comprising:
a plurality of unit cells for detecting light and producing charge
representative of said light; and
a circuit shared by said unit cells for controlling the operation of
said unit cells and accumulating said charge;
25 sampling lines each connected to a row of clusters for sampling said
accumulated charge in said row; and
sensing lines each connected to a column of clusters for sensing said
sampled charge present in said columns.
8. An array according to claim 7, wherein said lines carry programming
30 signals for controlling said plurality of unit cells.
9. A method for operating an image sensor, the method comprising the
steps of:

integrating charge from one or more unit cells of a cluster;
during said step of integrating, summing charge in a focal plane, said
charge being from said at least one of unit cell; and
reading out said summed charge.

- 5 10. A method according to claim 9, wherein said one or more unit cells are preprogrammed unit cells.
11. A method according to claim 9, wherein the step of reading out comprises reading out said summed charge in real time.
12. A method according to claim 9, wherein the step of integrating comprises
10 the step of integrating in a time-multiplexing manner.
13. A method according to claim 9, wherein said step of integrating comprises the step of integrating charge from each said unit cell separately.
14. A method according to claim 9, wherein said step of integrating comprises the step of substantially simultaneously integrating charge from two
15 or more of said unit cells.
15. A method according to claim 9, wherein said step of integrating comprises the step of substantially simultaneously integrating charge from all of said unit cells in said cluster.
16. A method according to claim 9, further comprising the step of combining
20 said readout into a single image.
17. A method according to claim 9, further comprising the step of dynamically controlling selection of the number of said one or more unit cells for said step of charge integrating.
18. A method according to claim 17, wherein said step of dynamically
25 controlling comprises the step of selecting said number of one or more unit cells depending on light conditions.
19. A method according to claim 17, and wherein all of said steps are performed in generally real-time
20. A method according to claim 9, further comprising the step of:
30 improving the signal to noise ratio of said image sensor by increasing the number of said one or more cells in said step of integrating.
21. A method according to claim 9, further comprising the step of:

improving the resolution of said image sensor by reading each said cell separately in a time-multiplexing manner.

1/8




FIG. 1




FIG.2

3/8




FIG.3

4/8




FIG. 4

5/8




FIG.5

6/8





FIG. 6



8/8




FIG.8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/IL00/00455

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H04N 5/335

US CL : 348/307, 308

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 348/307, 308

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EAST


CMOS, read out, reset, storage, photodiode

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,262,871 A (WILDER et al) 16 November 1993, col. 4, lines 45-68, col. 12, lines 10-68 and cols 13-15.	1-6, 7-8, 9-21
X	US 5,452,004 A (ROBERTS) 19 September 1995, cols 4-8.	1-21
A	US 5,841,126 A (FOSSUM et al) 24 November 1998, cols. 3-6.	1-21
A	US 4,472,638 A (NISHIZAWA et al) 18 September 1984, cols. 3 and 4.	1-21
A	US 5,694,495 A (HARA et al) 02 December 1997, col. 3, lines 55-68 and col. 4, lines 1-68.	1-21

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search
10 NOVEMBER 2000Date of mailing of the international search report
26 DEC 2000Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231Authorized officer

TUAN HO

Facsimile No. (703) 305-3230

Telephone No. (703) 305-4943